Zynq 自定义模块中断触发实例

ゝ一世哀愁。 2022-06-15 02:57 217阅读 0赞

最近，设计PL与PS数据交互，用到自定义IP模块，同时需要给ARM侧一个ACK信号，考虑到实时性，采用PL-PS的IRQ。

参考官网文档：

The\_Zynq\_Book\_ebook.pdf

UG111 Embedded System Tools Reference Manual.pdf 的Interrupt Management部分

得到中断处理基本流程：（具体函数参考 SCUGIC API）

1）中断初始化

2)  调用中断建立函数

3）Xilinx中断触发使能

4）连接中断操作函数

5）配置中断触发信号

6）使能中断控制器

下面是中断触发实例：

/\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*  
\*  
\* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.  
\*  
\* Permission is hereby granted, free of charge, to any person obtaining a copy  
\* of this software and associated documentation files (the "Software"), to deal  
\* in the Software without restriction, including without limitation the rights  
\* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell  
\* copies of the Software, and to permit persons to whom the Software is  
\* furnished to do so, subject to the following conditions:  
\*  
\* The above copyright notice and this permission notice shall be included in  
\* all copies or substantial portions of the Software.  
\*  
\* Use of the Software is limited solely to applications:  
\* (a) running on a Xilinx device, or  
\* (b) that interact with a Xilinx device through a bus or interconnect.  
\*  
\* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR  
\* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,  
\* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL  
\* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,  
\* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF  
\* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE  
\* SOFTWARE.  
\*  
\* Except as contained in this notice, the name of the Xilinx shall not be used  
\* in advertising or otherwise to promote the sale, use or other dealings in  
\* this Software without prior written authorization from Xilinx.  
\*  
\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*/  
  
  
/\*  
 \* helloworld.c: simple test application  
 \*  
 \* This application configures UART 16550 to baud rate 9600.  
 \* PS7 UART (Zynq) is not initialized by this application, since  
 \* bootrom/bsp configures it to baud rate 115200  
 \*  
 \* ------------------------------------------------  
 \* | UART TYPE   BAUD RATE                        |  
 \* ------------------------------------------------  
 \*   uartns550   9600  
 \*   uartlite    Configurable only in HW design  
 \*   ps7\_uart    115200 (configured by bootrom/bsp)  
 \*/  
\#include <stdio.h>  
\#include "platform.h"  
\#include "xscugic.h"  
\#include "xil\_exception.h"  
\#include "xparameters.h"  
\#include "pthread.h"  
  
  
\#define INT\_CFG0\_OFFSET 0x00000C00  
\#defineBRAM\_CTRL\_1XPAR\_AXI\_BRAM\_CTRL\_1\_S\_AXI\_BASEADDR  
\#define BRAM\_CTRL\_2XPAR\_AXI\_BRAM\_CTRL\_2\_S\_AXI\_BASEADDR  
  
  
// Parameter definitions  
\#define MM2S\_INT\_ID             61  
\#define S2MM\_INT\_ID             62  
\#define INTC\_DEVICE\_ID          XPAR\_PS7\_SCUGIC\_0\_DEVICE\_ID  
\#define INT\_TYPE\_RISING\_EDGE    0x03  
\#define INT\_TYPE\_HIGHLEVEL      0x01  
\#define INT\_TYPE\_MASK           0x03  
  
  
static XScuGic INTCInst;  
static XScuGic\_Config \*IntcConfig;  
  
  
//pthread\_t thread\_tx;  
  
  
static void MM2S\_intr\_Handler(void \*param);  
static void S2MM\_intr\_Handler(void \*param);  
static void IntcTypeSetup(XScuGic \*InstancePtr, int intId, int intType);  
static int IntcInitFunction(u16 DeviceId);  
  
  
static void MM2S\_intr\_Handler(void \*param)  
\{  
    int sw\_id = (int)param;  
  
  
    int num, rev;  
  
  
    printf("------ MM2S of %d Interrupt ----- \\n\\r", sw\_id);  
  
  
    for(num = 0; num<15; num++)  
    \{  
    rev = Xil\_In32(BRAM\_CTRL\_1 + num\*4);  
    printf( "The data at %x is %x \\n\\r",BRAM\_CTRL\_1 + num\*4,rev);  
    \}  
\}  
  
  
static void S2MM\_intr\_Handler(void \*param)  
\{  
    int sw\_id = (int)param;  
  
  
    int num, rev;  
  
  
    printf("------ S2MM of %d Interrupt ----- \\n\\r", sw\_id);  
  
  
    for(num = 0; num<15; num++)  
    \{  
    rev = Xil\_In32(BRAM\_CTRL\_2 + num\*4);  
    printf( "The data at %x is %x \\n\\r",BRAM\_CTRL\_2 + num\*4,rev);  
    \}  
\}  
  
  
  
  
void IntcTypeSetup(XScuGic \*InstancePtr, int intId, int intType)  
\{  
    int mask;  
  
  
    intType &= INT\_TYPE\_MASK;  
    mask = XScuGic\_DistReadReg(InstancePtr, INT\_CFG0\_OFFSET + (intId/16)\*4);  
    mask &= ~(INT\_TYPE\_MASK << (intId%16)\*2);  
    mask |= intType << ((intId%16)\*2);  
    XScuGic\_DistWriteReg(InstancePtr, INT\_CFG0\_OFFSET + (intId/16)\*4, mask);  
\}  
  
  
int IntcInitFunction(u16 DeviceId)  
\{  
    int status;  
  
  
    // Interrupt controller initialisation  
    IntcConfig = XScuGic\_LookupConfig(DeviceId);  
    status = XScuGic\_CfgInitialize(&INTCInst, IntcConfig, IntcConfig->CpuBaseAddress);  
    if(status != XST\_SUCCESS) return XST\_FAILURE;  
  
  
    // Call to interrupt setup  
    Xil\_ExceptionRegisterHandler(XIL\_EXCEPTION\_ID\_INT,  
                                 (Xil\_ExceptionHandler)XScuGic\_InterruptHandler,  
                                 &INTCInst);  
    Xil\_ExceptionEnable();  
  
  
    // Connect MM2S and S2MM interrupt to handler  
    status = XScuGic\_Connect(&INTCInst,  
    MM2S\_INT\_ID,  
                             (Xil\_ExceptionHandler)MM2S\_intr\_Handler,  
                             (void \*)1);  
  
  
    if(status != XST\_SUCCESS) return XST\_FAILURE;  
  
  
    status = XScuGic\_Connect(&INTCInst,  
    S2MM\_INT\_ID,  
                             (Xil\_ExceptionHandler)S2MM\_intr\_Handler,  
                             (void \*)2);  
  
  
    if(status != XST\_SUCCESS) return XST\_FAILURE;  
  
  
  
  
    // Set interrupt type of MM2S and S2MM to rising edge  
    IntcTypeSetup(&INTCInst, MM2S\_INT\_ID, INT\_TYPE\_RISING\_EDGE);  
    IntcTypeSetup(&INTCInst, S2MM\_INT\_ID, INT\_TYPE\_RISING\_EDGE);  
  
  
    // Enable MM2S and S2MM interrupts in the controller  
    XScuGic\_Enable(&INTCInst, MM2S\_INT\_ID);  
    XScuGic\_Enable(&INTCInst, S2MM\_INT\_ID);  
  
  
    return XST\_SUCCESS;  
\}  
  
  
int main(void)  
\{  
    init\_platform();  
  
  
    printf("--------PL inttrupt test----------\\n\\r");  
  
  
    IntcInitFunction(INTC\_DEVICE\_ID);  
  
  
  
  
  
  
//    pthread\_create(&thread\_tx, NULL, &MM2S\_intr\_Handler, NULL);  
  
  
    while(1)\{  
    // WAIT  
    \};  
  
  
  
  
  
  
    cleanup\_platform();  
  
  
    return 0;  
\}