在vivado中使用attribute

╰半橙微兮° 2022-05-20 05:20 177阅读 0赞

之前最常用的一个attribute就是mark\_debug了，语法如下：(\*mark\_debug="ture"\*)。

今天又学到几个新的，原文在这里：http://china.xilinx.com/support/answers/54357.html

一、PARALLEL\_CASE (Verilog Only)

Parallel case is valid only for Verilog designs. This attribute forces a case statement to be built as a parallel multiplexer. This also prevents the case statement from being transformed into a prioritized if-elsif cascade.

This attribute can only be controlled through the Verilog RTL.  
  
　　Example：

![复制代码][copycode.gif]

(* parallel_case *)
    casex select
       4'b1xxx: res = data1;
       4'bx1xx: res = data2;
       4'bxx1x: res = data3;
       4'bxxx1: res = data4;
    endcase

![复制代码][copycode.gif]

二、TRANSLATE\_OFF/TRANSLATE\_ON

TRANSLATE\_OFF and TRANSLATE\_ON instructs the Synthesis tool to ignore blocks of code. This can be useful to ignore source code that is not relevant for Synthesis, such as simulation code.

These attributes are given within a comment in RTL code. The comment should start with one of the following keywords:

*  synthesis
 *  synopsys
 *  pragma

TRANSLATE\_OFF starts the section of code to be ignored, and TRANSLATE\_ON ends the section to be ignored. These attributes cannot be nested.

Be careful with the types of code that are included between the translate statements.

If it is code that affects the behavior of the design, a simulator could use that code, and create a simulation mismatch.

Verilog Example

// synthesis translate_off
    
    ...Code to be ignored...
    
    // synthesis translate_on

VHDL Example

-- synthesis translate_off
    
    ...Code to be ignored...
    
    -- synthesis translate_on

--------------------

三、USE\_DSP48

The use\_dsp48 attributes allows a user to control how the Synthesis tool deals with arithmetic structures.

By default, mults, mult-add, mult-sub, and mult-accumulate type structures go into DSP48 blocks. Adders, subtractors, and accumulators can also go into these blocks, but by default are implemented with the fabric instead of using DSP48 blocks.

If this attribute is not specified, the default behavior is for Vivado Synthesis to determine the correct behavior.

This attribute overrides the default behavior and forces these structures into DSP48 blocks, and is placed in the RTL on signals, architectures and components, entities and modules, with the following priority:

1.  Signals
2.  Architectures and components
3.  Modules and entities

Accepted values for this attribute are "yes" and "no."

Verilog Example

(* use_dsp48 = "yes" *) module test(clk, in1, in2, out1);

VHDL Example

attribute use_dsp48 : string;
    
    attribute use_dsp48 of P_reg : signal is "no";

重点说一下USE\_DSP48，这句话可以放在模块的前面，也可以放在reg声明的前面，如下：  
　　一、放到模块前面

![复制代码][copycode.gif]

(*use_dsp48="yes"*)module COUNTER(
        input           clk,
        input           rst,
        output  [7:0]   cnt
    );
        
        reg [7:0]   cnt_tmp = 8'b0;
        
        always @(posedge clk,posedge rst)
            if(rst)
                cnt_tmp <= 8'b0;
            else
                cnt_tmp <= cnt_tmp + 1'b1;
                
        assign cnt = cnt_tmp;
        
    endmodule

![复制代码][copycode.gif]

综合后的资源占用如下：

![957523-20160821175658464-445845079.jpg][]

二、放到寄存器声明前面

![复制代码][copycode.gif]

module COUNTER(
        input           clk,
        input           rst,
        output  [7:0]   cnt
    );
        
        (*use_dsp48="yes"*)reg [7:0]   cnt_tmp = 8'b0;
        
        always @(posedge clk,posedge rst)
            if(rst)
                cnt_tmp <= 8'b0;
            else
                cnt_tmp <= cnt_tmp + 1'b1;
                
        assign cnt = cnt_tmp;
        
    endmodule

![复制代码][copycode.gif]

综合后的资源占用如下，可以看到跟放到模块前面的资源使用情况是一样的。但这只是针对计数器这么一个简单的模块，如果你的模块中还有其它更复杂的逻辑，那么建议使用第二种方法，只对某些特定的逻辑使用DSP单元。

![957523-20160821180357605-147294294.jpg][]

三、对比不使用DSP

![复制代码][copycode.gif]

// (*use_dsp48="yes"*) 默认加法不使用DSP
    module COUNTER(
        input           clk,
        input           rst,
        output  [7:0]   cnt
    );
        
        reg [7:0]   cnt_tmp = 8'b0;
        
        always @(posedge clk,posedge rst)
            if(rst)
                cnt_tmp <= 8'b0;
            else
                cnt_tmp <= cnt_tmp + 1'b1;
                
        assign cnt = cnt_tmp;
        
    endmodule

![复制代码][copycode.gif]

综合后的资源占用：

![957523-20160821180140276-2109141254.jpg][]

[copycode.gif]: /images/20220520/f3ab08ade0e04b08a82e39b20658fa06.png
[957523-20160821175658464-445845079.jpg]: /images/20220520/2715da53b9904f00a4ef2a0d2a61b9c3.png
[957523-20160821180357605-147294294.jpg]: /images/20220520/86516f0694a942edaedd49632d05aec9.png
[957523-20160821180140276-2109141254.jpg]: /images/20220520/2bb6ce6fd88c49a486f110fd9cf6fd20.png