UltraScale Soft Error Mitigation

小灰灰 2022-11-30 04:25 118阅读 0赞

![watermark_type_ZmFuZ3poZW5naGVpdGk_shadow_10_text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3UwMTEzMjk5Njc_size_16_color_FFFFFF_t_70][]

[https://forums.xilinx.com/t5/%E5%85%B6%E4%BB%96FPGA%E5%99%A8%E4%BB%B6%E6%9E%B6%E6%9E%84/Xilinx-%E8%BD%AF%E9%94%99%E8%AF%AF%E7%BC%93%E8%A7%A3-SEM-IP%E5%86%85%E9%83%A8%E5%B7%A5%E4%BD%9C%E6%9C%BA%E7%90%86/td-p/982260][https_forums.xilinx.com_t5_E5_85_B6_E4_BB_96FPGA_E5_99_A8_E4_BB_B6_E6_9E_B6_E6_9E_84_Xilinx-_E8_BD_AF_E9_94_99_E8_AF_AF_E7_BC_93_E8_A7_A3-SEM-IP_E5_86_85_E9_83_A8_E5_B7_A5_E4_BD_9C_E6_9C_BA_E7_90_86_td-p_982260]

## FPGA物理帧地址和vivado中device视图中的行列的关系 ##

[https://forums.xilinx.com/t5/%E5%85%B6%E4%BB%96FPGA%E5%99%A8%E4%BB%B6%E6%9E%B6%E6%9E%84/7%E7%B3%BB%E5%88%97FPGA%E7%89%A9%E7%90%86%E5%B8%A7%E5%9C%B0%E5%9D%80%E5%92%8Cvivado%E4%B8%ADdevice%E8%A7%86%E5%9B%BE%E4%B8%AD%E7%9A%84%E8%A1%8C%E5%88%97%E7%9A%84%E5%85%B3%E7%B3%BB/m-p/950894][https_forums.xilinx.com_t5_E5_85_B6_E4_BB_96FPGA_E5_99_A8_E4_BB_B6_E6_9E_B6_E6_9E_84_7_E7_B3_BB_E5_88_97FPGA_E7_89_A9_E7_90_86_E5_B8_A7_E5_9C_B0_E5_9D_80_E5_92_8Cvivado_E4_B8_ADdevice_E8_A7_86_E5_9B_BE_E4_B8_AD_E7_9A_84_E8_A1_8C_E5_88_97_E7_9A_84_E5_85_B3_E7_B3_BB_m-p_950894]

## Xilinx FPGA配置的一些细节 ##

[https://www.eefocus.com/sxl630828191/blog/12-12/290582\_7f03c.html][https_www.eefocus.com_sxl630828191_blog_12-12_290582_7f03c.html]

SelectMAP

# 手把手教你动态编辑Xilinx FPGA内LUT内容 #

![watermark_type_ZmFuZ3poZW5naGVpdGk_shadow_10_text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3UwMTEzMjk5Njc_size_16_color_FFFFFF_t_70 1][]

![watermark_type_ZmFuZ3poZW5naGVpdGk_shadow_10_text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3UwMTEzMjk5Njc_size_16_color_FFFFFF_t_70 2][]

![watermark_type_ZmFuZ3poZW5naGVpdGk_shadow_10_text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3UwMTEzMjk5Njc_size_16_color_FFFFFF_t_70 3][]

![watermark_type_ZmFuZ3poZW5naGVpdGk_shadow_10_text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3UwMTEzMjk5Njc_size_16_color_FFFFFF_t_70 4][]

[http://xilinx.eetrend.com/content/2019/100045770.html][http_xilinx.eetrend.com_content_2019_100045770.html]

![2020082414205344.png][]

[https://www.xilinx.com/support/documentation/application\_notes/xapp139.pdf][https_www.xilinx.com_support_documentation_application_notes_xapp139.pdf]

[http://web.cecs.pdx.edu/~greenwd/JTAG\_bscan.pdf][http_web.cecs.pdx.edu_greenwd_JTAG_bscan.pdf]

[https://www.xilinx.com/support/documentation/application\_notes/xapp138.pdf][https_www.xilinx.com_support_documentation_application_notes_xapp138.pdf]

[watermark_type_ZmFuZ3poZW5naGVpdGk_shadow_10_text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3UwMTEzMjk5Njc_size_16_color_FFFFFF_t_70]: /images/20221124/bff514f80b2949bfac84a3d4a9b608e2.png
[https_forums.xilinx.com_t5_E5_85_B6_E4_BB_96FPGA_E5_99_A8_E4_BB_B6_E6_9E_B6_E6_9E_84_Xilinx-_E8_BD_AF_E9_94_99_E8_AF_AF_E7_BC_93_E8_A7_A3-SEM-IP_E5_86_85_E9_83_A8_E5_B7_A5_E4_BD_9C_E6_9C_BA_E7_90_86_td-p_982260]: https://forums.xilinx.com/t5/%E5%85%B6%E4%BB%96FPGA%E5%99%A8%E4%BB%B6%E6%9E%B6%E6%9E%84/Xilinx-%E8%BD%AF%E9%94%99%E8%AF%AF%E7%BC%93%E8%A7%A3-SEM-IP%E5%86%85%E9%83%A8%E5%B7%A5%E4%BD%9C%E6%9C%BA%E7%90%86/td-p/982260
[https_forums.xilinx.com_t5_E5_85_B6_E4_BB_96FPGA_E5_99_A8_E4_BB_B6_E6_9E_B6_E6_9E_84_7_E7_B3_BB_E5_88_97FPGA_E7_89_A9_E7_90_86_E5_B8_A7_E5_9C_B0_E5_9D_80_E5_92_8Cvivado_E4_B8_ADdevice_E8_A7_86_E5_9B_BE_E4_B8_AD_E7_9A_84_E8_A1_8C_E5_88_97_E7_9A_84_E5_85_B3_E7_B3_BB_m-p_950894]: https://forums.xilinx.com/t5/%E5%85%B6%E4%BB%96FPGA%E5%99%A8%E4%BB%B6%E6%9E%B6%E6%9E%84/7%E7%B3%BB%E5%88%97FPGA%E7%89%A9%E7%90%86%E5%B8%A7%E5%9C%B0%E5%9D%80%E5%92%8Cvivado%E4%B8%ADdevice%E8%A7%86%E5%9B%BE%E4%B8%AD%E7%9A%84%E8%A1%8C%E5%88%97%E7%9A%84%E5%85%B3%E7%B3%BB/m-p/950894
[https_www.eefocus.com_sxl630828191_blog_12-12_290582_7f03c.html]: https://www.eefocus.com/sxl630828191/blog/12-12/290582_7f03c.html
[watermark_type_ZmFuZ3poZW5naGVpdGk_shadow_10_text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3UwMTEzMjk5Njc_size_16_color_FFFFFF_t_70 1]: /images/20221124/e194de131a8a43d6b9103ebb6c56e5fd.png
[watermark_type_ZmFuZ3poZW5naGVpdGk_shadow_10_text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3UwMTEzMjk5Njc_size_16_color_FFFFFF_t_70 2]: /images/20221124/8faa5f6ce29840d38c3f1021093d46c4.png
[watermark_type_ZmFuZ3poZW5naGVpdGk_shadow_10_text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3UwMTEzMjk5Njc_size_16_color_FFFFFF_t_70 3]: /images/20221124/7e7138035f6a450b90994b2a943a71a0.png
[watermark_type_ZmFuZ3poZW5naGVpdGk_shadow_10_text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3UwMTEzMjk5Njc_size_16_color_FFFFFF_t_70 4]: /images/20221124/439444f9826c403398d07fab1d3b2939.png
[http_xilinx.eetrend.com_content_2019_100045770.html]: http://xilinx.eetrend.com/content/2019/100045770.html
[2020082414205344.png]: /images/20221124/a9571a2e2adf441b825b21fc375a0877.png
[https_www.xilinx.com_support_documentation_application_notes_xapp139.pdf]: https://www.xilinx.com/support/documentation/application_notes/xapp139.pdf
[http_web.cecs.pdx.edu_greenwd_JTAG_bscan.pdf]: http://web.cecs.pdx.edu/~greenwd/JTAG_bscan.pdf
[https_www.xilinx.com_support_documentation_application_notes_xapp138.pdf]: https://www.xilinx.com/support/documentation/application_notes/xapp138.pdf